Parallel-pipelined architecture of an 8x8 ICT(10, 9, 6, 2, 3, 1) processor
 for image compression  (CMOS 0.35um)