# Efficient hardware implementation of $\mathbf{3 X}$ for radix-8 encoding 

G.A. Ruiz ${ }^{1}$ and Mercedes Granda<br>Dpto. de Electrónica y Computadores. Facultad de Ciencias<br>Universidad de Cantabria. Avda. de Los Castros s/n. 39005 Santander (SPAIN)


#### Abstract

Several commercial processors have selected the radix-8 multiplier architecture to increase their speed, thereby reducing the number of partial products. Radix- 8 encoding reduces the digit number length in a signed digit representation. Its performance bottleneck is the generation of the term $3 \mathbf{X}$, also referred to as hard multiple. This term is usually computed by an adding and shifting operation, $3 \mathbf{X}=2 \mathbf{X}+\mathbf{X}$, in a high-speed adder. In a $2 \mathbf{X}+\mathbf{X}$ addition, close full adders share the same input signal. This property permits simplified algebraic expressions associated to a $3 \mathbf{X}$ operation other than in a conventional addition. This paper shows that the $3 \mathbf{X}$ operation can be expressed in terms of two signals, $\mathrm{H}_{\mathrm{i}}$ and $\mathrm{K}_{\mathrm{i}}$, functionally equivalent to two carries. $\mathrm{H}_{\mathrm{i}}$ and $\mathrm{K}_{\mathrm{i}}$ are computed in parallel using architectures which lead to an area and speed efficient implementation. For the purposes of comparison, implementation based on standard-cells of conventional adders has been compared with the proposed circuits based on these $\mathrm{H}_{\mathrm{i}}$ and $\mathrm{K}_{\mathrm{i}}$ signals. As a result, the delay of proposed serial scheme is reduced by roughly $67 \%$ without additional cost in area, the delay and area of the carry look-ahead scheme is reduced by $20 \%$ and $17 \%$, and that of the parallel prefix scheme is reduced by $26 \%$ and $46 \%$, respectively.


Keywords: High-Speed Arithmetic, Arithmetic and Logic Structures, VLSI

## 1. INTRODUCTION

The binary number system based on two's complement representation of numbers is commonly used in arithmetic units ${ }^{1,2}$. However, there are other number systems which are very useful for certain applications. Avizienis ${ }^{3}$ defined in 1961 a class of redundant signed-digit number systems with a symmetric digit set of a radix-r positional number system. A specific case of this representation used in high speed-arithmetic is the minimum redundancy signed-digit, where the digits are of the form $\mathrm{d}_{\mathrm{j}} \in\{\overline{\mathrm{r}} / 2, \overline{\mathrm{r}}-1, \overline{1}, 0,1, \ldots, \mathrm{r} / 2-1, \mathrm{r} / 2\}$ with $\mathrm{r} \geq 2$ and $\mathrm{r}=2^{\mathrm{p}}$, where $\overline{\mathrm{r}}=-\mathrm{r}$. For example, for radix-2, this is the digit set $\{\overline{1}, 0,1\}$, for radix-4, it is $\{\overline{2}, \overline{1}, 0,1,2\}$ and for radix-8 it is $\{\overline{4}, \overline{3}, \overline{2}, \overline{1}, 0,1,2,3,4\}$. Thus, an n-bit two's complement number $\mathbf{X}=\left(\mathrm{x}_{0}, \mathrm{x}_{1}, \ldots, \mathrm{x}_{\mathrm{n}-1}\right)$ can be expressed in a radix-r minimum redundancy signed representation $\mathbf{D}=\left(\mathrm{d}_{0}, \mathrm{~d}_{1}, \ldots, \mathrm{~d}_{\mathrm{n}^{\prime-1}}\right)$ as follows:

$$
\begin{equation*}
\mathbf{X}=-2^{n-1} x_{n-1}+\sum_{i=0}^{n-2} x_{i} 2^{i}=\sum_{j=0}^{n^{\prime}-1} d_{j} r^{j} \tag{1}
\end{equation*}
$$

where n' $=\left\lceil\frac{\mathrm{n}+1}{\mathrm{p}}\right\rceil$. Table I shows the word length n' of signed digit representation for different radix and values of n . Note that a higher signed digit representation leads to fewer digits.
Multiplication is perhaps the arithmetic circuit where radix-r minimum redundancy signed representation has been most widely used. It involves two basic operations: generation of partial products and their accumulation. One way to speed up the multiplication is to reduce the number of partial products by using radix-r encoding. The modified Booth's

[^0]algorithm ${ }^{4}$ is the most popular approach for implementing fast multipliers using parallel encoding. This scheme requires the generation of the multiples $\mathbf{X}, \overline{\mathbf{X}}, 2 \mathbf{X}, 2 \overline{\mathbf{X}}, 3 \mathbf{X}, 3 \overline{\mathbf{X}}, \ldots$, where $\mathbf{X}$ is the multiplicand. Booth-2 uses a radix-4 encoding which reduces the number of the partial products to $n^{\prime}=\left\lceil\frac{n+1}{2}\right\rceil$. Moreover, the digit set $\{\overline{2}, \overline{1}, 0,1,2\}$ is easily obtained by shifting and/or complement operations, and for this reason, many multipliers are based on this scheme. The Booth-3 scheme is based on radix-8 encoding to reduce the number of the partial products to $n^{\prime}=\left\lceil\frac{n+1}{3}\right\rceil$. All digit sets $\{\overline{4}, \overline{3}, \overline{2}, \overline{1}, 0,1,2,3,4\}$ are also obtained by simple shifting and complement operations, except the term $3 \mathbf{X}$ (referred to as hard multiple) which is computed by an adding and shifting operation, $3 \mathbf{X}=2 \mathbf{X}+\mathbf{X} ; \overline{3 \mathbf{X}}$ can be generated by complement $3 \mathbf{X}$. Some commercial processors as Fchip ${ }^{5}$, Alpha RISC ${ }^{6}$, IBM S/390 ${ }^{7}$, Alpha RISC ${ }^{8}$, IA- $32^{9}$ and AMD$\mathrm{K} 7^{10}$ have selected the Booth-3 scheme to reduce the counter tree of partial products and to increase the speed of the multiplier. Other circuits as Goldschmidt's division algorithm with IEEE rounding ${ }^{11}$ and adaptative FIR filter ${ }^{12}$ are based on Booth-3 to reduce area, power and latency.

|  | Radix-2 <br> $(\mathbf{p}=\mathbf{1})$ | Radix-4 <br> $(\mathbf{p}=\mathbf{2})$ | Radix-8 <br> $(\mathbf{p}=\mathbf{3})$ | Radix-16 <br> $(\mathbf{p}=\mathbf{4})$ | Radix-32 <br> $(\mathbf{p}=\mathbf{5})$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{n}=\mathbf{2}$ | 2 | 1 | 1 | 1 | 1 |
| $\mathbf{n}=\mathbf{4}$ | 4 | 3 | 2 | 1 | 1 |
| $\mathbf{n}=\mathbf{8}$ | 8 | 5 | 3 | 3 | 2 |
| $\mathbf{n}=\mathbf{1 6}$ | 16 | 9 | 6 | 5 | 4 |
| $\mathbf{n}=\mathbf{3 2}$ | 32 | 17 | 11 | 9 | 7 |
| $\mathbf{n}=\mathbf{6 4}$ | 64 | 33 | 22 | 17 | 13 |

Table 1. Word length ( $n$ ') of minimum redundancy signed representation for different radix and values of an $n$-bit binary number.

The "bottleneck" of radix- 8 multiplier architecture is the generation of $3 \mathbf{X}$. This term must be computed, generally by an adder, before the partial product producing an increase to the latency of multiplier. In pipelined radix-8 multipliers ${ }^{5,11}$, $3 \mathbf{X}$ is generated in the first stage in parallel with booth-3 encoding; any interested reader can find a detailed description of radix- 8 CMOS S/390 pipelined multiplier in ${ }^{14,15}$. A solution for non-pipelined multipliers is the hybrid radix-4/radix-8 architecture presented in ${ }^{16}$. In this scheme, radix-4 and radix-8 partial products are performed in parallel, reducing by $13 \%$ the power with a $9 \%$ increase in delay, as compared with a radix- 4 implementation. Another idea based on partially redundant partial products with bias constant has been proposed in ${ }^{17}$. It uses a series of small-length adders with no carry propagation and one compensation constant must be added. However, a design tradeoff must be resolved. Radix- 8 encoding solution based on redundant logic to eliminate the $3 \mathbf{X}$ computing is presented in ${ }^{\mathbf{1 8}}$, although parameters as speed or area are not given or compared. In other special architectures, as described in the design of filter FIR ${ }^{\mathbf{1 3}}$, the $3 \mathbf{X}$ is pre-computed off the critical path resulting in a fast and low power multiplier.
This paper presents some simplified algebraic expressions of $3 \mathbf{X}$ operation, resulting in more efficient circuits in terms of area and speed in comparison with those whose implementations are based on conventional adders. To do this, two signals, $\mathrm{H}_{\mathrm{i}}$ and $\mathrm{K}_{\mathrm{i}}$, functionally equivalent to two carries, are introduced. These signals are computed in parallel reducing the critical path of the circuit and minimizing the hardware implementation. Three architectures based on different schemes (serial, carry look-ahead (CLA) and parallel prefix) have been proposed and compared with conventional ones using a standard cell CMOS library. The results show a reduction in delay of $67 \%$ for serial scheme, $20 \%$ for CLA scheme and $26 \%$ for parallel prefix. Important reductions in area are also achieved for both.


Fig. 1. Conventional adder to generate $3 \mathbf{X}$ as $2 \mathbf{X}+\mathbf{X}$.

## 2. SERIAL ADITTION

Let $\mathbf{X}=\left(\mathrm{x}_{0}, \mathrm{x}_{1}, \ldots, \mathrm{x}_{\mathrm{n}-1}\right)$ be a binary number of n -bit in two's complement and $\mathbf{S}=\left(\mathrm{S}_{0}, \mathrm{~S}_{1}, \ldots, \mathrm{~S}_{\mathrm{n}+1}\right)$ the result in $\mathrm{n}+2$-bit of performing the $3 \mathbf{X}$ operation. A trivial way to generate $3 \mathbf{X}$ is to add $2 \mathbf{X}+\mathbf{X}$ as shown in Figure 1. In this circuit, $\mathrm{S}_{0}=\mathrm{x}_{0}$, $S_{n}=C_{n-1}$ and the sign of $S$ are directly defined by $x_{n-1}\left(S_{n+1}=x_{n-1}\right)$ and, thus, sign extension is not necessary. The $2 \mathbf{X}+\mathbf{X}$ operation means that the adjoining FA share the same input variable. This characteristic allows the algebraic expressions of the adders to be simplified in order to obtain area and speed-efficient circuits.

In the full adder (FA) of Figure 1 , the sum $\left(S_{i}\right)$ and carry $\left(C_{i}\right)$ output are defined as $S_{i}=x_{i} \oplus x_{i-1} \oplus C_{i-1}$ and $C_{i}=x_{i} x_{i-1}+\left(x_{i}+x_{i-}\right.$ $\left.{ }_{1}\right) \mathrm{C}_{\mathrm{i}-1}$, respectively. Developing the expressions of this circuit and then grouping together terms, it is verified that $\mathrm{C}_{\mathrm{i}}$ can be defined as:

$$
\begin{align*}
& \mathrm{C}_{1}=\mathrm{x}_{1} \mathrm{x}_{0} \\
& \mathrm{C}_{2}=\mathrm{x}_{1} \mathrm{x}_{0}+\mathrm{x}_{2} \mathrm{x}_{1} \\
& \mathrm{C}_{3}=\mathrm{x}_{3}\left(\mathrm{x}_{2}+\mathrm{x}_{1} \mathrm{x}_{0}\right)+\mathrm{x}_{2} \mathrm{x}_{1}  \tag{2}\\
& \mathrm{C}_{4}=\mathrm{x}_{3}\left(\mathrm{x}_{2}+\mathrm{x}_{1} \mathrm{x}_{0}\right)+\mathrm{x}_{4}\left(\mathrm{x}_{3}+\mathrm{x}_{2} \mathrm{x}_{1}\right) \\
& \mathrm{C}_{5}=\mathrm{x}_{5}\left(\mathrm{x}_{4}+\mathrm{x}_{3}\left(\mathrm{x}_{2}+\mathrm{x}_{1} \mathrm{x}_{0}\right)\right)+\mathrm{x}_{4}\left(\mathrm{x}_{3}+\mathrm{x}_{2} \mathrm{x}_{1}\right) \\
& \mathrm{C}_{6}=\mathrm{x}_{5}\left(\mathrm{x}_{4}+\mathrm{x}_{3}\left(\mathrm{x}_{2}+\mathrm{x}_{1} \mathrm{x}_{1}\right)\right)+\mathrm{x}_{6}\left(\mathrm{x}_{5}+\mathrm{x}_{4}\left(\mathrm{x}_{3}+\mathrm{x}_{2} \mathrm{x}_{1}\right)\right)
\end{align*}
$$

Thus, $\mathrm{C}_{\mathrm{i}}$ can be expressed in terms of two variables, $\mathrm{H}_{\mathrm{i}}$ and $\mathrm{K}_{\mathrm{i}}$, defined by means of the following recursive relations:

$$
\begin{align*}
& H_{i}= \begin{cases}x_{i} H_{i-1} & \text { for } i \text { odd } \\
x_{i}+H_{i-1} & \text { for i even }\end{cases}  \tag{3}\\
& K_{i}= \begin{cases}x_{i}+K_{i-1} & \text { for i odd } \\
x_{i} K_{i-1} & \text { for i even }\end{cases} \tag{4}
\end{align*}
$$

where $\mathrm{i}=1,2, \ldots, \mathrm{n}-1, \mathrm{H}_{0}=\mathrm{x}_{0}$ and $\mathrm{K}_{0}=0$. These signals have the following properties

$$
\left\{\begin{array}{l}
\mathrm{H}_{\mathrm{i}} \subset \mathrm{~K}_{\mathrm{i}} \Rightarrow \mathrm{H}_{\mathrm{i}} \overline{\mathrm{~K}}_{\mathrm{i}}=0, \mathrm{H}_{\mathrm{i}} \mathrm{~K}_{\mathrm{i}}=\mathrm{H}_{\mathrm{i}} \text { and } \mathrm{H}_{\mathrm{i}}+\mathrm{K}_{\mathrm{i}}=\mathrm{K}_{\mathrm{i}}, \quad \text { for } \mathrm{i} \text { odd }  \tag{5}\\
\mathrm{K}_{\mathrm{i}} \subset \mathrm{H}_{\mathrm{i}} \Rightarrow \overline{\mathrm{H}}_{\mathrm{i}} \mathrm{~K}_{\mathrm{i}}=0, \mathrm{H}_{\mathrm{i}} \mathrm{~K}_{\mathrm{i}}=\mathrm{K}_{\mathrm{i}} \text { and } \mathrm{H}_{\mathrm{i}}+\mathrm{K}_{\mathrm{i}}=\mathrm{H}_{\mathrm{i}} \quad \text { for } \mathrm{i} \text { even }
\end{array}\right.
$$

From (1)-(5), $\mathrm{C}_{\mathrm{i}}$ can be expressed in terms of $\mathrm{H}_{\mathrm{i}}$ and $\mathrm{K}_{\mathrm{i}}$ in the following way:


Fig. 2. Ripple carry implementation of $3 \mathbf{X}$.


Fig. 3. Fast ripple carry implementation of $3 \mathbf{X}$

$$
\mathrm{C}_{\mathrm{i}}= \begin{cases}\mathrm{H}_{\mathrm{i}}+\mathrm{K}_{\mathrm{i}-1}=\mathrm{x}_{\mathrm{i}} \mathrm{H}_{\mathrm{i}-1}+\mathrm{K}_{\mathrm{i}-1}=\mathrm{H}_{\mathrm{i}-1}\left(\mathrm{x}_{\mathrm{i}}+\mathrm{K}_{\mathrm{i}-1}\right)=\mathrm{H}_{\mathrm{i}-1} \mathrm{~K}_{\mathrm{i}} \quad \text { for } \mathrm{i} \text { odd }  \tag{6}\\ \mathrm{H}_{\mathrm{i}-1}+\mathrm{K}_{\mathrm{i}}=\mathrm{H}_{\mathrm{i}-1}+\mathrm{x}_{\mathrm{i}} \mathrm{~K}_{\mathrm{i}-1}=\mathrm{K}_{\mathrm{i}-1}\left(\mathrm{x}_{\mathrm{i}}+\mathrm{H}_{\mathrm{i}-1}\right)=\mathrm{H}_{\mathrm{i}} \mathrm{~K}_{\mathrm{i}-1} \quad \text { for } \mathrm{i} \text { even }\end{cases}
$$

The output sum $S_{i}$ can be directly obtained from $\mathrm{H}_{\mathrm{i}}$ and $\mathrm{K}_{\mathrm{i}}$ without it being necessary to generate $\mathrm{C}_{\mathrm{i}}$. We get:

$$
\mathrm{S}_{\mathrm{i}}=\mathrm{x}_{\mathrm{i}} \oplus \mathrm{x}_{\mathrm{i}-1} \oplus \mathrm{C}_{\mathrm{i}-1}=\left\{\begin{array}{l}
\mathrm{x}_{\mathrm{i}} \oplus\left(\overline{\mathrm{x}}_{\mathrm{i}-1} \mathrm{H}_{\mathrm{i}-2}+\mathrm{x}_{\mathrm{i}-1} \overline{\mathrm{~K}}_{\mathrm{i}-2}\right)=\mathrm{x}_{\mathrm{i}} \oplus\left(\mathrm{H}_{\mathrm{i}-1} \overline{\mathrm{~K}}_{\mathrm{i}-1}\right)  \tag{7}\\
\mathrm{x}_{\mathrm{i}} \oplus\left(\mathrm{x}_{\mathrm{i}-1} \overline{\mathrm{H}}_{\mathrm{i}-2}+\overline{\mathrm{x}}_{\mathrm{i}-1} \mathrm{~K}_{\mathrm{i}-2}\right)=\mathrm{x}_{\mathrm{i}} \oplus\left(\overline{\mathrm{H}}_{\mathrm{i}-1} \mathrm{~K}_{\mathrm{i}-1}\right)
\end{array} \text { for i odd } \quad\right. \text { for i even }
$$

for $\mathrm{i}=1,2, \ldots, \mathrm{n}-1$ and with $\mathrm{K}_{-1}=\mathrm{H}_{-1}=0$. Eq. (7) can be also transformed applying (5) in

$$
\begin{equation*}
\mathrm{S}_{\mathrm{i}}=\mathrm{x}_{\mathrm{i}} \oplus \mathrm{H}_{\mathrm{i}-1} \oplus \mathrm{~K}_{\mathrm{i}-1} \tag{8}
\end{equation*}
$$

Figure 2 shows the $3 \mathbf{X}$ addition implementation derived from equations (3), (4) and (7) for $n=12$. Note the propagation of $\mathrm{H}_{\mathrm{i}}$ y $\mathrm{K}_{\mathrm{i}}$ signals are generated in a parallel ripple configuration through the NOR gates with an asymptotic time $\mathrm{O}(\mathrm{n})$. A more efficient implementation of this circuit can be made taking advantage of the properties of $H_{i}$ y $K_{i}$. Figure 3 shows a new implementation for $\mathrm{n}=12$ using the expressions derived from Eq. (7) indicated below:

$$
\left\{\begin{array}{l}
\mathrm{S}_{\mathrm{i}}=\mathrm{x}_{\mathrm{i}} \oplus\left(\overline{\mathrm{H}}_{\mathrm{i}-1} \mathrm{~K}_{\mathrm{i}-1}\right)  \tag{9}\\
\mathrm{S}_{\mathrm{i}+1}=\mathrm{x}_{\mathrm{i}+1} \oplus\left(\overline{\mathrm{x}}_{\mathrm{i}-1} \mathrm{H}_{\mathrm{i}-1}+\mathrm{x}_{\mathrm{i}-1} \overline{\mathrm{~K}}_{\mathrm{i}-1}\right)
\end{array}\right.
$$

for $\mathrm{i}=0,2,4, \ldots$. This circuit generates simultaneously the $\mathrm{S}_{\mathrm{i}}$ and $\mathrm{S}_{\mathrm{i}+1}$ outputs from $\mathrm{H}_{\mathrm{i}-1}$ and $\mathrm{K}_{\mathrm{i}-1}$ signals and propagates these signal in parallel by means of OR-NAND and AND-NOR gates.

## 3. CARRY LOOK-AHEAD ADDITION

Adders based on the carry look-ahead principle remain dominant, since the carry delay can be improved by calculating the carries to each stage in parallel. The expressions of $\mathrm{H}_{\mathrm{i}}$ and $\mathrm{K}_{\mathrm{i}}$ defined in Eq. (3) and (4) are of a similar form to those used in conventional carry look-ahead circuits. For example, $\mathrm{H}_{8}$ and $\mathrm{K}_{8}$ are defined as

$$
\begin{align*}
& \mathrm{H}_{8}=\mathrm{x}_{8}+\mathrm{x}_{7}\left(\mathrm{x}_{6}+\mathrm{x}_{5}\left(\mathrm{x}_{4}+\mathrm{x}_{3}\left(\mathrm{x}_{2}+\mathrm{x}_{1} \mathrm{x}_{0}\right)\right)\right. \\
& \mathrm{K}_{8}=\mathrm{x}_{8}\left(\mathrm{x}_{7}+\mathrm{x}_{6}\left(\mathrm{x}_{5}+\mathrm{x}_{4}\left(\mathrm{x}_{3}+\mathrm{x}_{2} \mathrm{x}_{1}\right)\right)\right) \tag{10}
\end{align*}
$$

The propagate and generate signals of conventional adders are replaced in Eq. (10) by the input variables themselves. $H_{i}$ "propagates" input variable $\mathrm{x}_{0}$ and $\mathrm{K}_{\mathrm{i}}$ "propagates" $\mathrm{x}_{1}$. Thus, the most commonly used schemes for accelerating carry based on domino carry look-ahead, multi-level carry look-ahead and carry-skip circuits can be used directly to compute the signals $\mathrm{H}_{\mathrm{i}}$ and $\mathrm{K}_{\mathrm{i}}$.


Fig. 4. Two-level carry look-ahead structure of $3 \mathbf{X}$ for $\mathrm{n}=68$.

a)

b)

Fig.5. Carry look-ahead generator of a) H signals (CLA-I) and b) K signals (CLA-III).

However, the critical path of the carry look-ahead scheme can be significantly reduced by introducing new generate and propagate signals associated to $\mathrm{H}_{\mathrm{i}}$ and $\mathrm{K}_{\mathrm{i}}$. Let $\mathrm{gh}_{\mathrm{j}}$ be the generate signal and $\mathrm{ph}_{\mathrm{j}}$ is the propagate signal of $\mathrm{H}_{\mathrm{i}}$. These signals are defined for a group of 4 inputs by

$$
\begin{gather*}
\mathrm{gh}_{\mathrm{j}}=\mathrm{x}_{4 \mathrm{j}+2}+\mathrm{x}_{4 \mathrm{j}+1} \mathrm{x}_{4 \mathrm{j}} \quad \text { for } 0 \leq \mathrm{j}<(\mathrm{n}-2) / 4  \tag{11}\\
\mathrm{ph}_{\mathrm{j}}=\mathrm{x}_{4 \mathrm{j}+1} \mathrm{x}_{4 \mathrm{j}-1} \quad \text { if } 1 \leq \mathrm{j}<(\mathrm{n}-2) / 4 \tag{12}
\end{gather*}
$$

Then the following equation of recurrence is established

$$
\begin{equation*}
\mathrm{H}_{4 \mathrm{j}+2}=\mathrm{gh}_{\mathrm{j}}+\mathrm{ph}_{\mathrm{j}} \mathrm{H}_{4(\mathrm{j}-1)+2} \text { for } 1 \leq \mathrm{j}<(\mathrm{n}-2) / 4 \tag{13}
\end{equation*}
$$

with $\mathrm{H}_{2}=\mathrm{gh}_{0}$. The number of these signals is reduced to roughly $\mathrm{n} / 4$ in comparison with n in a conventional adder. For example, for $\mathrm{j}=4$ we get:

$$
\begin{equation*}
\mathrm{H}_{18}=\mathrm{gh}_{4}+\mathrm{ph}_{4}\left(\mathrm{gh}_{3}+\mathrm{ph}_{3}\left(\mathrm{gh}_{2}+\mathrm{ph}_{2}\left(\mathrm{gh}_{1}+\mathrm{ph}_{1} \mathrm{gh}_{0}\right)\right)\right) \tag{14}
\end{equation*}
$$

In a similar way, let $\mathrm{gk} \mathrm{k}_{\mathrm{j}}$ be the generate signal and $\mathrm{pk}_{\mathrm{j}}$ the propagate signal of $\mathrm{K}_{4 \mathrm{j}+2}$. These signals are defined by

$$
\begin{gather*}
\mathrm{gk}_{\mathrm{j}}=\left\{\begin{array}{l}
\mathrm{x}_{2} \mathrm{x}_{1} \quad \text { if } \mathrm{j}=0 \\
\mathrm{x}_{4 \mathrm{j}+2}\left(\mathrm{x}_{4 \mathrm{j}+1}+\mathrm{x}_{4 \mathrm{j}}\right) \quad 1 \leq \mathrm{j}<(\mathrm{n}-2) / 4
\end{array}\right.  \tag{15}\\
\mathrm{pk}_{\mathrm{j}}=\mathrm{x}_{4 \mathrm{j}+1}+\mathrm{x}_{4 \mathrm{j}-1} \quad \text { for } 1 \leq \mathrm{j}<(\mathrm{n}-2) / 4 \tag{16}
\end{gather*}
$$

The following equation of recurrence is established

$$
\begin{equation*}
\mathrm{K}_{4 \mathrm{j}+2}=\mathrm{gk}_{\mathrm{j}}\left(\mathrm{pk}_{\mathrm{j}}+\mathrm{K}_{4(\mathrm{j}-1)+2}\right) \text { for } 1 \leq \mathrm{j}<(\mathrm{n}-2) / 4 \tag{17}
\end{equation*}
$$

with $\mathrm{K}_{2}=\mathrm{gk}_{0}$. For example, for $\mathrm{j}=4$ we get:

$$
\begin{equation*}
\mathrm{K}_{18}=\mathrm{gk}_{4}\left(\mathrm{pk}_{4}+\mathrm{gk}_{3}\left(\mathrm{pk}_{3}+\mathrm{gk}_{2}\left(\mathrm{pk}_{2}+\mathrm{gk}_{1}\left(\mathrm{pk}_{1}+\mathrm{gk}_{0}\right)\right)\right)\right) \tag{18}
\end{equation*}
$$

Note that the definition of $\mathrm{gh}_{\mathrm{j}}, \mathrm{ph}_{\mathrm{j}}, \mathrm{gk}_{\mathrm{j}}$ and $\mathrm{pk}_{\mathrm{j}}$ only allow one $\mathrm{H}_{4 \mathrm{j}+2}$ and one $\mathrm{K}_{4 \mathrm{j}+2}$ signal to be obtained for every four input signals, but it has the advantage of reducing the number of levels in a look-ahead scheme. Figure 4 shows the structure of a $3 \mathbf{X}$ implementation for $\mathrm{n}=68$ using two-level of 4 -bit CLA modules. $\mathrm{H}_{4 \mathrm{j}+2}$ and $\mathrm{K}_{4 \mathrm{j}+2}$ are computing in parallel through CLA-I/II and CLA-III/IV modules, respectively. CLA-I implements the following expressions:

$$
\begin{align*}
& \mathrm{H}_{4(\mathrm{j}+1)+2}=\mathrm{gh}_{\mathrm{j}}+\mathrm{ph}_{\mathrm{j}} \mathrm{H}_{4 \mathrm{j}+2} \\
& \mathrm{H}_{4(\mathrm{j}+2)+2}=\mathrm{gh}_{\mathrm{j}+1}+\mathrm{ph}_{\mathrm{j}+1}\left(\mathrm{gh}_{\mathrm{j}}+\mathrm{ph}_{\mathrm{j}} \mathrm{H}_{4 \mathrm{j}+2}\right) \\
& \mathrm{H}_{4(\mathrm{j}+3)+2}=\mathrm{gh}_{\mathrm{j}+2}+\mathrm{ph}_{\mathrm{j}+2}\left(\mathrm{gh}_{\mathrm{j}+1}+\mathrm{ph}_{\mathrm{j}+1}\left(\mathrm{gh}_{\mathrm{j}}+\mathrm{ph}_{\mathrm{j}} \mathrm{H}_{4 \mathrm{j}+2}\right)\right)  \tag{19}\\
& \overline{\mathrm{PH}}_{4(\mathrm{j}+4)+2}=\overline{\mathrm{ph}}_{\mathrm{j}+3} \mathrm{ph}_{\mathrm{j}+2} \mathrm{ph}_{\mathrm{j}+1} \mathrm{ph}_{\mathrm{j}}
\end{aligned} \begin{aligned}
& \overline{\mathrm{GH}}_{4(\mathrm{j}+3)+2}=\overline{\mathrm{gh}}_{\mathrm{j}+3}+\mathrm{ph}_{\mathrm{j}+3}\left(\mathrm{gh}_{\mathrm{j}+2}+\mathrm{ph}_{\mathrm{j}+2}\left(\mathrm{gh}_{\mathrm{j}+1}+\mathrm{ph}_{\mathrm{j}+1} \mathrm{gh}_{\mathrm{j}}\right)\right)
\end{align*}
$$

Figure 5.a shows the schema of a CLA-I module where complementary gates are used to reduce the propagation time. In this circuit, $\overline{\mathrm{PH}}_{4(\mathrm{j}+4)+2}$ and $\overline{\mathrm{GH}}_{4(\mathrm{j}+4)+2}$ are the 4 -bit group propagate and generate variables, and $\mathrm{H}_{4(\mathrm{j}+3)+2}$,


Fig. 6. 4-b adder module.
$\mathrm{H}_{4(\mathrm{j}+2)+2}$ and $\mathrm{H}_{4(\mathrm{j}+1)+2}$ are computed when the input signal $\mathrm{H}_{4 \mathrm{j}+2}$ is known. CLA-II generates $\mathrm{H}_{18}, \mathrm{H}_{34}, \mathrm{H}_{50}$ and $\mathrm{H}_{66}$ defined as:

$$
\begin{align*}
& \mathrm{H}_{18}=\overline{\overline{\mathrm{GH}}}_{18}\left(\overline{\mathrm{PH}}_{18}+\overline{\mathrm{H}}_{2}\right) \\
& \mathrm{H}_{34}=\overline{\overline{\mathrm{GH}}}_{34}\left(\overline{\mathrm{PH}}_{34}+\overline{\mathrm{GH}}_{18}\left(\overline{\mathrm{PH}}_{18}+\overline{\mathrm{H}}_{2}\right)\right)  \tag{20}\\
& \mathrm{H}_{50}=\overline{\overline{\mathrm{GH}}}_{50}\left(\overline{\mathrm{PH}}_{50}+\overline{\mathrm{GH}}_{34}\left(\overline{\mathrm{PH}}_{34}+\overline{\mathrm{GH}}_{18}\left(\overline{\mathrm{PH}}_{18}+\overline{\mathrm{H}}_{2}\right)\right)\right) \\
& \mathrm{H}_{66}=\overline{\overline{\mathrm{GH}}}_{66}\left(\overline{\mathrm{PH}}_{66}+\overline{\mathrm{GH}}_{50}\left(\overline{\mathrm{PH}}_{50}+\overline{\mathrm{GH}}_{34}\left(\overline{\mathrm{PH}}_{34}+\overline{\mathrm{GH}}_{18}\left(\overline{\mathrm{PH}}_{18}+\overline{\mathrm{H}}_{2}\right)\right)\right)\right)
\end{align*}
$$

In a similar way as for K signals, CLA-III constitutes the first level of computation defined by the following expression:

$$
\begin{align*}
& \mathrm{K}_{4(\mathrm{j}+1)+2}=\mathrm{gk}_{\mathrm{j}}\left(\mathrm{pk}_{\mathrm{j}}+\mathrm{K}_{4 \mathrm{j}+2}\right) \\
& \mathrm{K}_{4(\mathrm{j}+2)+2}=\mathrm{gk}_{\mathrm{j}+1}\left(\mathrm{pk}_{\mathrm{j}+1}+\mathrm{gk}_{\mathrm{j}}\left(\mathrm{pk}_{\mathrm{j}}+\mathrm{K}_{4 \mathrm{j}+2}\right)\right) \\
& \mathrm{K}_{4(\mathrm{j}+3)+2}=\mathrm{gk}_{\mathrm{j}+2}\left(\mathrm{pk}_{\mathrm{j}+2}+\mathrm{gk}_{\mathrm{j}+1}\left(\mathrm{pk}_{\mathrm{j}+1}+\mathrm{gk}_{\mathrm{j}}\left(\mathrm{pk}_{\mathrm{j}}+\mathrm{K}_{4 \mathrm{j}+2}\right)\right)\right)  \tag{21}\\
& \overline{\operatorname{PK}}_{4(\mathrm{j}+4)+2}=\overline{\mathrm{pk}_{\mathrm{j}+3}+\mathrm{pk}_{\mathrm{j}+2}+\mathrm{pk}_{\mathrm{j}+1}+\mathrm{pk}_{\mathrm{j}}} \\
& \overline{\mathrm{GK}}_{4(\mathrm{j}+3)+2}=\overline{\mathrm{gk}_{\mathrm{j}+3}\left(\mathrm{pk}_{\mathrm{j}+3}+\mathrm{gk}_{\mathrm{j}+2}\left(\mathrm{pk}_{\mathrm{j}+2}+\mathrm{gk}_{\mathrm{j}+1}\left(\mathrm{pk}_{\mathrm{j}+1}+\mathrm{gk}_{\mathrm{j}}\right)\right)\right)}
\end{align*}
$$

Figure 5.b shows the schema of CLA-III. The CLA-IV implements these switching functions:

$$
\begin{align*}
& \left.\mathrm{K}_{18}=\overline{\overline{\mathrm{GK}}}_{18}+\overline{\mathrm{PK}}_{18} \overline{\mathrm{~K}}_{2}\right) \\
& \left.\mathrm{K}_{34}=\overline{\overline{\mathrm{GK}}}_{34}+\overline{\mathrm{PK}}_{34}\left(\overline{\mathrm{GK}}_{18}+\overline{\mathrm{PK}}_{18} \overline{\mathrm{~K}}_{2}\right)\right)  \tag{22}\\
& \left.\mathrm{K}_{50}=\overline{\overline{\mathrm{GK}}}_{50}+\overline{\mathrm{PK}}_{50}\left(\overline{\mathrm{GK}}_{34}+\overline{\mathrm{PK}}_{34}\left(\overline{\mathrm{GK}}_{18}+\overline{\mathrm{PK}}_{18} \overline{\mathrm{~K}}_{2}\right)\right)\right) \\
& \left.\mathrm{K}_{66}=\overline{\overline{\mathrm{GK}}}_{66}+\overline{\mathrm{PK}}_{66}\left(\overline{\mathrm{GK}}_{50}+\overline{\mathrm{PK}}_{50}\left(\overline{\mathrm{GK}}_{34}+\overline{\mathrm{PK}}_{34}\left(\overline{\mathrm{GK}}_{18}+\overline{\mathrm{PK}}_{18}+\overline{\mathrm{K}}_{2}\right)\right)\right)\right)
\end{align*}
$$

The final addition module computes the output S in 4-bit modules according to the following expressions

$$
\begin{align*}
& \mathrm{S}_{4 \mathrm{j}+3}=\mathrm{x}_{4 \mathrm{j}+3} \oplus\left(\mathrm{H}_{4 \mathrm{j}+2} \overline{\mathrm{~K}}_{4 \mathrm{j}+2}\right) \\
& \mathrm{S}_{4 \mathrm{j}+4}=\mathrm{x}_{4 \mathrm{j}+4} \oplus\left(\mathrm{x}_{4 \mathrm{j}+3} \overline{\mathrm{H}}_{4 \mathrm{j}+2}+\overline{\mathrm{x}}_{4 \mathrm{j}+3} \mathrm{~K}_{4 \mathrm{j}+2}\right) \\
& \mathrm{S}_{4 \mathrm{j}+5}=\mathrm{x}_{4 \mathrm{j}+5} \oplus\left(\mathrm{H}_{4 \mathrm{j}+4} \overline{\mathrm{~K}}_{4 \mathrm{j}+4}\right)  \tag{23}\\
& \mathrm{S}_{4(\mathrm{j}+1)+2}=\mathrm{x}_{4(\mathrm{j}+1)+2} \oplus\left(\mathrm{x}_{4 \mathrm{j}+5} \bar{H}_{4 \mathrm{j}+4}+\overline{\mathrm{x}}_{4 \mathrm{j}+5} \mathrm{~K}_{4 \mathrm{j}+4}\right)
\end{align*}
$$

for $0 \leq \mathrm{j}<(\mathrm{n}-6) / 4$. This equation is implemented in the circuit of Figure $6 . \mathrm{S}_{4 \mathrm{j}+3}$ and $\mathrm{S}_{4 \mathrm{j}+4}$ are computed from $\mathrm{H}_{4 \mathrm{j}+2}$ and $\mathrm{K}_{4 j+2}$, and $\mathrm{S}_{4 j+5}$ and $\mathrm{S}_{4(\mathrm{j}+1)+2}$ from $\mathrm{H}_{4 \mathrm{j}+4}$ and $\overline{\mathrm{K}}_{4 \mathrm{j}+4}$, which are generated in two OR-NAND gates. Note that the complexity of this circuit is lower than a conventional 4-b adder. In the final addition, the first 3 bits of S are defined as

$$
\begin{align*}
& \mathrm{S}_{0}=\mathrm{x}_{0} \\
& \mathrm{~S}_{1}=\mathrm{x}_{1} \oplus \mathrm{x}_{0}  \tag{24}\\
& \mathrm{~S}_{2}=\mathrm{x}_{2} \oplus\left(\mathrm{x}_{1} \overline{\mathrm{x}}_{0}\right)
\end{align*}
$$

and the last 3 bits are

$$
\begin{align*}
& \mathrm{S}_{\mathrm{n}-1}=\mathrm{x}_{\mathrm{n}-1} \oplus\left(\mathrm{H}_{\mathrm{n}-2} \overline{\mathrm{~K}}_{\mathrm{n}-2}\right) \\
& \mathrm{S}_{\mathrm{n}}=\mathrm{H}_{\mathrm{n}-2} \mathrm{x}_{\mathrm{n}-1}+\mathrm{K}_{\mathrm{n}-2}  \tag{25}\\
& \mathrm{~S}_{\mathrm{n}+1}=\mathrm{x}_{\mathrm{n}-1}
\end{align*}
$$

## 4. PARALLEL PREFIX ADDITION

The associative property of the well-known concatenation operator " $\circ$ " introduced by Brent and Kung ${ }^{19,20}$ for prefix adders allows the ripple configuration to be transformed into a parallel binary tree structure to make high-speed addition. As a result, these adders have a structure, which is very adequate for VLSI. The similitude between the expressions for conventional adders and the expressions of $\mathrm{H}_{4 \mathrm{j}+2}$ and $\mathrm{K}_{4 \mathrm{j}+2}$ described in Eq. (11)-(17) allow this operator to be applied to these signals. The operator $\circ$ associated to $\mathrm{H}_{4 \mathrm{j}+2}$ can be defined as

$$
\begin{equation*}
(\mathrm{gh}, \mathrm{ph}) \circ(\mathrm{gh}, \mathrm{ph} \text { ' })=(\mathrm{gh}+\mathrm{ph} \text { gh', ph ph') } \tag{26}
\end{equation*}
$$



Fig.7. Parallel prefix scheme for $\mathrm{n}=18$.

$$
\begin{equation*}
(\mathrm{gk}, \mathrm{pk}) \bullet\left(\mathrm{gk}^{\prime}, \mathrm{pk} \mathrm{p}^{\prime}\right)=\left(\mathrm{gk}\left(\mathrm{pk}+\mathrm{gk}^{\prime}\right), \mathrm{pk}+\mathrm{pk}^{\prime}\right) \tag{27}
\end{equation*}
$$

Figure 7 shows the circuit to compute $\mathrm{S}=3 \mathbf{X}$ for $\mathrm{n}=18$ based on a parallel prefix scheme. This circuit is made up of two binary parallel structures to generate the $\overline{\mathrm{H}}_{4 \mathrm{j}+2}$ and $\overline{\mathrm{K}}_{4 \mathrm{j}+2}$ signals $(\mathrm{j}=0,1,2,3)$ and final addition to obtain S similar to those described in eq. (23)-(25). Each binary structure has a first level to compute the $\mathrm{gh}_{\mathrm{j}}, \mathrm{ph}_{\mathrm{j}}, \mathrm{gk}_{\mathrm{j}}$ and $\mathrm{pk}_{\mathrm{j}}$ signals and a binary tree to get $\overline{\mathrm{H}}_{4 \mathrm{j}+2}$ and $\overline{\mathrm{K}}_{4 \mathrm{j}+2}$; complementary gates are used to reduce the propagation time.

## 5. SIMULATION AND COMPARISONS

For the purposes of comparison, $3 \mathbf{X}$ implementations based on conventional adders have been compared with the proposed circuits. The designs have been made in a standard-cell methodology using a $0.35 \mu \mathrm{~m}$ CMOS 3 M technology. The CADENCE Silicon Ensemble Place\&Route tool has been used to include wire delays since these are important in this technology. Table I lists the number of cells, area and maximum delay of the following $3 \mathbf{X}$ implementations for different values of n : ripple carry adder (RCA) based on full-adder (FA) and half-adder (HA) cells, CLA adder and Kogge-Stone ${ }^{20}$ parallel prefix adder (PPA) with $\log _{2} n$ levels, and the proposed circuits in Figure 3 (RCAHK), Figure 4 (CLAHK) and Figure 7 (PPAHK).

The results in Table II highlight the advantages of the circuits proposed in terms of speed and area. The RCAHK reduces by roughly $67 \%$ the delay with respect to the RCA without any additional area cost. This result is important for some adders such as the carry-select adder and the conditional-sum adder, which are based on ripple carry adders. The CLAHK reduces the area by $17 \%$ and the delay by $20 \%$ with respect to conventional CLA. The Kogge-Stone PPA is one of the fastest adders, which can be built with standard cells. The PPAHK improves its speed by $26 \%$ and its area by $46 \%$. As a result, Table II demonstrates that the expressions developed to implement $3 \mathbf{X}$ addition lead to circuits whose area and speed are significantly improved in comparison with implementations based on classical adders.

|  |  | 8-bit | 16-bit | 32-bit | 64-bit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RCA | Delay | 3.73 ns | 7.82 ns | 16.29 ns | 33.9 ns |
|  | Cells | 8 | 16 | 32 | 64 |
|  | Area | $2493 \mu \mathrm{~m}^{2}$ | $5405 \mu \mathrm{~m}^{2}$ | 11229 mm ${ }^{2}$ | $23131 \mu \mathrm{~m}^{2}$ |
| RCAHK | Delay | 1.37 ns | 2.72 ns | 5.34 ns | 11.1 ns |
|  | Cells | 28 | 60 | 124 | 256 |
|  | Area | $2439 \mu \mathrm{~m}^{2}$ | $5252 \mu \mathrm{~m}^{2}$ | $10738 \mathrm{~mm}^{2}$ | $21286 \mu \mathrm{~m}^{2}$ |
| CLA | Delay | 1.84 ns | 2.49 ns | 3.23 ns | 4.07 ns |
|  | Cells | 53 | 106 | 239 | 502 |
|  | Area | $3956 \mu \mathrm{~m}^{2}$ | $8244 \mu \mathrm{~m}^{2}$ | $18346 \mu \mathrm{~m}^{2}$ | $38384 \mathrm{~mm}^{2}$ |
| CLAHK | Delay | 1.14 ns | 1.63 ns | 2.49 ns | 3.27 ns |
|  | Cells | 31 | 81 | 189 | 411 |
|  | Area | 2857 mm ${ }^{2}$ | $6607 \mu \mathrm{~m}^{2}$ | $14815 \mu \mathrm{~m}^{2}$ | $31741 \mathrm{~mm}^{2}$ |
| PFA | Delay | 1.67 ns | 2.26 ns | 3.12 ns | 3.84 ns |
|  | Cells | 51 | 137 | 343 | 821 |
|  | Area | 4168 m ${ }^{2}$ | 11011 m ${ }^{2}$ | $26081 \mu \mathrm{~m}^{2}$ | $64610 \mu^{2}$ |
| PFAHK | Delay | 1.14 ns | 1.63 ns | 2.20 ns | 2.86 ns |
|  | Cells | 31 | 81 | 194 | 450 |
|  | Area | 2857 m ${ }^{2}$ | $6607 \mu \mathrm{~m}^{2}$ | $14961 \mathrm{~mm}^{2}$ | $35072 \mu \mathrm{~m}^{2}$ |

Table II. Comparisons for different implementations of $3 \mathbf{X}$.

## CONCLUSIONS

The generation of the term $3 \mathbf{X}$ used in radix- 8 encoding can be efficiently implemented using two signals, $\mathrm{H}_{\mathrm{i}}$ and $\mathrm{K}_{\mathrm{i}}$, functionally equivalent to two carries. $\mathrm{H}_{\mathrm{i}}$ and $\mathrm{K}_{\mathrm{i}}$ are computed in parallel using architectures which are efficient in terms of delay and area when compared with implementations based on conventional adders. Simulations made in circuits implemented using a standard-cell have demonstrated that the expressions developed to implement $3 \mathbf{X}$ reduce the delay of serial scheme by $67 \%$, the carry look-ahead scheme by $20 \%$ and the parallel prefix scheme by $26 \%$. Important reductions in area are also achieved for both. Other schemes used for accelerating carry based on transistor structures such as domino carry look-ahead, multi-level carry look-ahead and carry-skip circuits can be directly used to compute the signals $\mathrm{H}_{\mathrm{i}}$ and $\mathrm{K}_{\mathrm{i}}$. These circuits allow high-speed computation and they can even lead to a reduction in the latency of the multiplier.

## ACKNOWLEDMENTS

This research has been supported by funds of the Spanish Ministry of Science and Technology (TIC2006-12438).

## REFERENCES

1. B. Parhami, 'Computer arithmetic, algorithms and hardware' (Oxford University Press (New York, Oxford, 2000).
2. M.D. Ercegovac, T. Lang, 'Digital arithmetic' (Morgan Kaufmann Publishers, 2004).
3. Avizienis, A., "Signed-digit Number representation for fast parallel Arithmetic," IRE Trans. Electronic Computers, 10, 389-400 (1961)
4. O.L. MacSorley, "High-speed arithmetic in Binary computers", Proc. of the IRE, (49) 1, 67-71 (Jan 1961)
5. B.J. Benschneider et al, "A pipelined 50MHz CMOS 64-bit floating-point arithmetic processor," IEEE J. of SolidState Circuits, (24) 5, 1317-1323, (October 1989)
6. D.W. Dobberpuhl et al, "A 200-MHz 64-b Dual-Issue CMOS microprocessor," IEEE J. of Solid-State Circuits, vol. (27) 11, 1555-1567 (November 1992)
7. C.F. Webb et al, "A $400-\mathrm{MHz} \mathrm{s} / 390$ microprocessor," IEEE J. of Solid-State Circuits, (32) 11, 1665-1675 (November 1997)
8. J. Clouser, M. Matson, R. Badeau, R. Dupcak, S. Samudrala, R. Allmon and N. FairBanks, "A 600-MHz superscalar floating-point processor," IEEE J. of Solid-State Circuits, (34) 7, 1026-1029 (July 1999)
9. R. Senthinathan, S. Fischer, H. Rangchi and H. Yazdanmehr, "A $650-\mathrm{MHz}$, IA- 32 Microprocessor with Enhanced data Streaming for Graphics and Video," IEEE J. of Solid-State Circuits, (34) 11, 1454-1465 (November 1999)
10. A. Scherer, M. Golden, N. Juffa, S. Meier, S. Oberman, H. Partovi, F. Weber, "An out-of-order tree-way superscalar multimedia floating point unit," 1999 IEEE Int. Solid-State Circuits Conf., 94-95 (1999)
11. G. Even and P.M. Seidel, "Pipelined multiplicative division with IEEE rounding," Proc. 21st Int. Conf. On Computer Design, 240-245 (2003)
12. S. Haijun, S. Zhibiao, Z. Gang and Z. Ning, "The research on optimization techniques of 32-bit floating-point RISC microprocessor," Proc. 2005 IEEE Int.Workshop on VLSI Design and Video Techn., 63-66 (May 2005)
13. K. Muhammad, R. B. Staszewski and P.T. Basala, "Speed, power, area and latency tradeoffs in adaptive FIR filtering for PRML read channel," IEEE Trans. on VLSI Systems, (9) 1, 42-51 (Feb 2001)
14. E.M. Schwarz, B. Averill and L. Sigal, "A radix-8 CMOS S/390 multiplier," Thirteenth Symp. On Compuer Arithmetic, Asilomar, CA, 2-9 (July 1997)
15. E.M. Schwarz, B. Sigal and T.J. McPherson, "CMOS floating-point unit for the S/390 parallel enterprise server G4," IBM J. Res. Develop., (41) 4/5, 475-488 (July/Sept. 1997)
16. B.S. Cherkauer and E.G. Friedman, "A hybrid radix-4/radix-8 low power signed multiplier architecture," IEEE Trans. On Circuits and Systems-II: Analog and Digital Signal Processing, (44) 8, 656-659 (August 1997)
17. M.J. Flynn and S.F. Oberman, Avanced Computer Arithmtic Design, John Wiley \& Sons, Inc, 2001.
18. N. Besli and R.G. Deshmukh, "A 54x54-bit multiplier with a new redundant binary booth's encoding," Proc. of the 2002 IEEE Canadian Conference on Electrical\&Computing Engineering, 597-602 (2002)
19. R.P. Brent and H.T. Kung, "A regular layout for parallel adders," IEEE Transactions on Computers, (C-31) 3, 260264 (March 1982)
20. P.M. Kogge and H.S. Stone, "A parallel algorithm for the efficient solution of a general class of recurrence equations," IEEE Transactions on Computers, (C-22) 8, 783-791 (August 1973).

[^0]:    ${ }^{1}$ ruizrg@unican.es; phone +34 942 20155; fax +34 942201402

