PARALLEL-PIPELINED ARCHITECTURE FOR 2-D ICT VLSI IMPLEMENTATION

J. A. Michell, G. A. Ruiz, A. M. Burón

Department of Electronic and Computers Facultad de Ciencias University of Cantabria Avda.Los Castros s/n. 39005-Santander. SPAIN michellj@unican.es

ABSTRACT

The Integer Cosine Transform (ICT) has been shown to be an alternative to the DCT for image processing. This paper presents a parallel-pipelined architecture of an 8x8 ICT(10, 9, 6, 2, 3, 1) processor for image compression. The main characteristics of this architecture are: high throughput, low latency, reduced internal storage and 100% efficiency in all computational elements. The processor has been designed in 0.35- μ m CMOS technology with an operational frequency of 300MHz.

Index Terms- integer cosine transform, multiplication free DCT, discrete cosine transform, image compression, parallel pipelined architectures, VLSI.

1. INTRODUCTION

Since the introduction of the Discrete Cosine Transform (DCT) several contributions have been made regarding fast algorithms and architectures for different applications. Of particular relevance are those describing 2D-DCT processors for image compression [1-5] and approximations to the DCT that are multiplication-free in order to reduce implementation complexity [6-7].

Although the DCT is the most widely used transform for image processing, other transforms have appeared over the last two decades which have both a smaller compression capacity and lower implementation costs [8-12]. Among these, the Integer Cosine Transform (ICT) [9-12] has been shown to be a promising alternative to the DCT [9] due to its implementation simplicity [13-14], similar performance and compatibility with the DCT. The ICT(10,9,6,2,3,1) has the advantage of not needing multipliers, as its kernel is a matrix on integers [13].

This paper describes a parallel-pipelined architecture of an 8x8 ICT(10, 9, 6, 2, 3,1) processor aimed at image compression. Based on a numerical strength reduction ICT algorithm, the architecture has been tailored to attain high throughput, having a low latency data flow that minimizes internal storage needs and keeps all computational elements at 100% efficiency. From this architecture, an 8x8 ICT processor, which meets the numerical characteristic requirements of the IEEE std. 1180-1990, has been designed using a 0.35-µm CMOS standard cell library. The circuit, with an area of 9.3 mm², has an operational frequency of 300MHz.

2. THE INTEGER COSINE TRANSFORM

The Integer Cosine Transform (ICT) was derived from the DCT through the concept of dyadic symmetry. The order-8 ICT kernel is

$$\mathbf{T} = \mathbf{K} \mathbf{J} \tag{1}$$

where ${\bf K}$ is the normalization diagonal matrix and ${\bf J}$ an orthogonal matrix defined as

J =	g a e b	g b f	g c -f	g d e	g -d -e	g -c -f	g -b f	g -a e	(2)
	g c f d	-u -g -a -e -e	-a -g d e b	-c g b -f -a	g -b -f	a g d e b	-g a -e	g -c f -d	

whose elements are all integers and satisfy

is always 1.

$$a b = a c + b d + c d$$
(3)
$$a \ge b \ge c \ge d \text{ and } e \ge f$$
(4)

There are many possible **J** matrices, and the corresponding ICTs are denoted as ICT(a, b, c, d, e, f); g

3. DECOMPOSITION OF THE 1-D ICT

The 1-D ICT for a real input sequence $\mathbf{x}(n)$ is defined as

$$\mathbf{X} = \mathbf{T} \mathbf{x} = \mathbf{K} \mathbf{J} \mathbf{x} = \mathbf{K} \mathbf{Y}$$
(5)

where \mathbf{X} and \mathbf{x} are dimension-8 column matrices. Reordering the input sequence and the transform coefficients according to the rules



Figure 1. J transform signal flow graph.

$$\begin{cases} x'(n) = x(n) \\ x'(7-n) = x(n+4), & n \in [0,3] \end{cases}$$
(6)

$$\begin{cases} X'(m) = X(Br8[m]) \\ X'(m+4) = X(2m+1), & m \in [0,3] \end{cases}$$
(7)

where Br8[m] represents a bit-reverse operation of length 8, then the 1-D ICT can be expressed as

$$\mathbf{X}' = \mathbf{T}_{\mathbf{R}} \ \mathbf{x}' = \mathbf{K}_{\mathbf{R}} \ \mathbf{J}_{\mathbf{R}} \ \mathbf{x}' = \mathbf{K}_{\mathbf{R}} \ \mathbf{Y}' \tag{8}$$

The reordered integer ICT kernel is

$$\mathbf{J}_{\mathrm{R}} = \begin{bmatrix} \mathbf{J}_{4\mathrm{e}} & \mathbf{0} \\ \mathbf{0} & \mathbf{J}_{4\mathrm{o}} \end{bmatrix} \begin{bmatrix} \mathbf{I}_{4} & \mathbf{I}_{4} \\ \mathbf{I}_{4} & -\mathbf{I}_{4} \end{bmatrix}$$
(9)

 I_4 being the dimension-4 identity matrix, and

$$\mathbf{J}_{4e} = \begin{bmatrix} g & g & g & g \\ g & -g & -g & g \\ e & f & -f & -e \\ f & -e & e & -f \end{bmatrix}$$
(10)

$$\mathbf{J}_{40} = \begin{bmatrix} a & b & c & d \\ b & -d & -a & -c \\ c & -a & d & b \\ d & -c & b & -a \end{bmatrix}$$
(11)

Applying the decomposition rules defined in equations (6) and (7) to the J_{4e} matrix gives

$$\mathbf{J}_{4e} = \begin{bmatrix} \mathbf{J}_{2e} & \mathbf{0} \\ \mathbf{0} & \mathbf{J}_{2o} \end{bmatrix} \begin{bmatrix} \mathbf{I}_2 & \mathbf{I}_2 \\ \mathbf{I}_2 & -\mathbf{I}_2 \end{bmatrix} \mathbf{R}_4$$
(12)

where \mathbf{R}_4 is the reordering matrix of length 4, \mathbf{I}_2 is the dimension-2 identity matrix, and

$$\mathbf{J}_{2e} = \begin{bmatrix} g & g \\ g & -g \end{bmatrix}$$
(13)

$$\mathbf{J}_{\mathbf{20}} = \begin{bmatrix} \mathbf{e} & \mathbf{1} \\ \mathbf{f} & -\mathbf{e} \end{bmatrix}$$
(14)



Figure 2. J_{4o} signal flow graph.

Figure 1 shows the signal flow graph obtained by applying the decomposition process to J(10,9,6,2,3,1). In this case, the J_{40} matrix can be readily decomposed as

in order to use only adding and shifting operations. The resulting signal flow graph for the J_{40} transformation is shown in Figure 2.

4. DECOMPOSITION OF THE 2-D ICT

The 2-D ICT for a real input sequence x is defined as

$$\mathbf{X} = \mathbf{T} \mathbf{x} \mathbf{T}^{\mathsf{t}} = \mathbf{K} \mathbf{J} \mathbf{x} \mathbf{J}^{\mathsf{t}} \mathbf{K} = \mathbf{K} \mathbf{Y} \mathbf{K}$$
(16)

where **X** and **x** are 8x8 matrices. Reordering the input data and the transform coefficients applying the rules defined in (6) and (7) to both dimensions, the 2-D ICT can be expressed as

$$\mathbf{X}' = \mathbf{T}_{\mathbf{R}} \ \mathbf{x}' \ \mathbf{T}_{\mathbf{R}}^{t} = \mathbf{K}_{\mathbf{R}} \ \mathbf{Y}' \ \mathbf{K}_{\mathbf{R}}$$
(17)

where

$$\mathbf{Y}' = \begin{bmatrix} \mathbf{J}_{4e} & \mathbf{0} \\ \mathbf{0} & \mathbf{J}_{4o} \end{bmatrix} \begin{bmatrix} \mathbf{I}_4 & \mathbf{I}_4 \\ \mathbf{I}_4 & -\mathbf{I}_4 \end{bmatrix} \mathbf{X}' \begin{bmatrix} \mathbf{I}_4 & \mathbf{I}_4 \\ \mathbf{I}_4 & -\mathbf{I}_4 \end{bmatrix} \begin{bmatrix} \mathbf{J}_{4e}^{\mathsf{t}} & \mathbf{0} \\ \mathbf{0} & \mathbf{J}_{4o} \end{bmatrix} (18)$$

Figure 3 shows the signal flow graph obtained by applying the decomposition process to 2-D ICT(10, 9, 6, 2, 3, 1).



Figure 3. 8x8 ICT signal flow graph.

5. PARALLEL PIPELINED ARCHITECTURE WITH A THROUGHPUT RATE OF 1

The architecture shown in Figure 4 is based on a computing scheme that first obtains the 2-D J transform and then performs the normalization. This 2-D J transform is implemented using two 1-D J(10, 9, 6, 2, 3, 3)1) processors, sharing a register file for the storing of intermediate data. The input processor operates on each row of the input data block and stores the output coefficients on the register file. The second processor has as input the data stored on the register file -read in column (row) if they were written in row (column)- and produces the transform coefficients without normalization. A highly pipelined output multiplier performs the final normalization.

The 1-D J processor architecture has been conceived to implement efficiently the computation diagram of Figure 1 and to reduce the operating frequency to $f_s/2$, f_s which is the frequency of the input data. It has an input processor which performs the addition/subtraction of the input data pairs and two processors in parallel that carry out the transformations labeled J_{4e} (eq. 10) and J_{4o} (eq. 11). The output mixer circuit produces the un-normalized output coefficient sequence at a rate equal to the sampling frequency.

The input processor has a shift register of length 11 to store the input data, two multiplexers and an arithmetic unit having an adder and a subtractor in parallel. The arithmetic unit produces the input data for the J_{4e} and J_{4o} processors.

Figure 5 shows the J_{4e} processor, which has been derived from eq. (12). This processor contains an input data register, three intermediate data registers, two multiplexers, an arithmetic unit having an adder and a subtractor in parallel, and an output data multiplexer to order the coefficients. The multiplication by 3, implemented by shifting/adding, is pipelined with the subtraction.

The J_{40} processor architecture has been conceived from the decomposition defined in eq. 15, avoiding the need for multipliers. As can be seen in Figure 6, this processor has an input data register, four intermediate data registers, eight multiplexers, four adders and one subtractor operating in parallel.

The computing efficiency of all processors is 100%.

Based on this architecture, an 8x8 ICT processor, meeting the numerical characteristic requirements of the IEEE std. 1180-1990, has been designed in 0.35-µm CMOS AMS technology using standard cell methodology. This circuit occupies an area of 9.3 mm² and has its operational frequency at 300MHz. The output multiplier has been implemented with fine grain pipeline architecture to make possible this high rate.



Figure 4. Architecture of 8x8 2-D ICT processor.



Figure 5. Architecture of J_{4e} processor.



Figure 6. Architecture of J_{40} processor.

Acknowledgment. We wish to express our gratitude to the Spanish Ministry of Science and Technology for the partial funding (TIC2000-1289) of this work.

6. REFERENCES

[1] C.L. Wang, C.Y. Chen, "High-throughput VLSI architectures for the 1-D and 2-D discrete cosine transforms," IEEE Trans. on Circuits and Systems for Video Technology, vol. 5, no. 1, pp. 31-40, February 1995.

[2] W. Ku, "A cost-effective architecture for 8x8 two-dimensional DCT/IDCT using direct method," IEEE Trans. on Circuits and Systems for Video Technology, vol. 7, no. 3, pp. 459-67, June 1997.

[3] H.C. Chang, J.Y. Jiu, L.L. Chen, L.G. Chen, "A low power 8x8 direct 2-D DCT chip design," Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology. vol. 26, no. 3, pp. 319-332, Nov. 2000.

[4] C.H. Chang, C.L. Wang, Y.T. Chang, "Efficient VLSI architectures for fast computation of the discrete Fourier transform and its inverse," IEEE Trans. on Signal Processing. vol. 48, no. 11, pp. 3206-3216, Nov. 2000.

[5] S.F. Hsiao, J.M. Tseng, "Parallel, pipelined and folded architectures for computation of 1-D and 2-D DCT in image and video codec," Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, vol. 28, no. 3, pp. 205-220, July 2001.

[6] N. Merhav, B. Vasudev, "A multiplication-free approximate algorithm for the inverse discrete cosine transform," Proc. 1999 Int. Conference on Image Processing, IEEE, vol. 2, pp .759-63, 1999.

[7] J. Liang, T.D. Tran, "Fast multiplierless approximations of the DCT with the lifting scheme," IEEE Trans. on Signal Processing, vol. 49, no. 12, pp. 3032-44, Dec. 2001.

[8] S.C. Pei and J.J. Ding, "The integer transform analogous to discrete trigonometric transforms," IEEE Transactions on Signal Processing, vol. 48, no. 12, pp. 3345-3364,, December 2000.

[9] W.K. Cham, "Development of integer cosine transforms by the principle of dyadic symmetry," IEE Proc. Part I, vol. 136, no.4, pp.276-282, August 1989.

[10] W.K. Cham, Y.T. Chan, "An order-16 integer cosine transform," IEEE Trans. on Signal Proc., vol. 39, no. 5, pp. 1205-1208, May 1991.

[11] Y. Zeng, L. Cheng, G. Bi and A.C. Kot, "Integer DCTs and fast algorithms," IEEE Transactions on Signal Processing, vol. 49, no. 11, pp. 2774-2784, Nov. 2001.

[12] A. Marcek, J. Kotuliakova and G. Rozinaj, "New approach of fast ICT and MICT algorithms development," on Proc. 3rd IEEE Int. Conf. on Electronics, Circuits and Systems, 1996, pp. 744-747.

[13] W.K. Cham, C. S. Choy, W.K. Lam, "A 2-D integer cosine transform chip set and its applications." IEEE Trans. on Consumer Electronics, vol. 38, no. 2, pp. 43-47, May 1992.

[14] T.C.J. Pang, C.S.O. Choy, C.F. Chan and W.K. Cham, "A self-timed ICT chip for image coding," IEEE Trans. on Circuits and Systems for Video Technology, vol. 9, no. 6, pp. 856-860, Sept. 1999.